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Abstract—A novel differential-input single-output Operational
Transconductance Amplifier (OTA) is presented in this paper.
The topology proposed consists of an input stage based on
a folded cascoded amplifier, and an output stage based on a
current source amplifier and a bulk-driven current mirror.
The simulations show that the amplifier has a 1.94µW power
dissipation, 92dB open-loop DC gain, a unit gain-bandwidth
of 390KHz, a low noise between 537Hz to 390KHz and
operates at 0.5V rail-to-rail supply voltage. It was designed
for a 0.35µm CMOS process. The OTA’s performance satisfies
the required parameters for its implementation in biomedical
portable devices.
I. INTRODUCTION
THE TRENDS of scaling down the channel length in
CMOS technology and emergence of portable devices such
as Ambulatory Brain Computer Interface (ABCI) systems,
insulin pumps, hearing aids and mobile communications
require to develop circuits that work at ultra low voltage
power supply. Moreover, low power dissipation is essential
in these systems to have longer battery lifetime and is even
more critical in wireless and batteryless systems.
Most of the biomedical portable devices monitor patients
all day long. Therefore, such devices must have low power
dissipation; typical values in novel devices are around 40µW
up to 60µW . In addition, the amplification stage in their
analog-front-end must have enough gain and low-noise in the
base band to amplify the biomedical signal (0.05Hz-500Hz
and 5µV -5mV ).
Different techniques have been developed for low-voltage
operation such as, charge-pump, low VTH , bulk-forward
biased, bulk-driven and devices working in weak inversion.
However, charge pump technique is not a true low voltage
and the fabrication cost with low VTH process is high.
Amplifiers with bulk as input and supply voltages down to
0.8V have been reported in [1], [2], [3] and [4]; and recently
a bulk-driven amplifier working in subthreshold region with
0.5V power supply has been reported in [5]. In addition, a
gate-driven amplifier with 0.5V rail-to-rail, 62dB DC gain
and 75µW power dissipation is also proposed in [5].
Differential pairs are commonly used as input stages, in
an ultra-low voltage OTAs the tail current must be removed
in order to have more voltage headroom [6]. However, a
Common Mode Feedback (CMFB) must be added to improve
the Common Mode (CM) operation and CM rejection
ratio (CMRR). The configurations reported in the literature
are based on current source amplifiers (CSA). This paper
proposes a novel topology working with ±0.25V supply
voltage. The first stage is similar to the folded cascode (FC)
OTA and the output stage is a CSA to achieve greater output
swing.
II. SUBTHRESHOLD OPERATION
When the VGS in the MOS transistor is less than the thresh-
old voltage (VT ), the device works in subthreshold region or
weak inversion region. In subthreshold region, the ID curve
changes from quadratic behavior to exponential behavior. The
current IDS in weak inversion region is given by [7]:
IDS = IDO
W
L
eVG/nUT (e−VS/UT − e−VD/UT ) (1)
where IDO is the characteristic current, n is the slope factor,
UT is the thermal voltage (kT/q), approximately 25mV at
room temperature. The above equation is also applicable for
p-channel transistors by changing the signs of VG, VS and VD.
By definition, the gate transconductance can be found from
equation 1:
gmd =
∂IDS
∂VGS
=
1
nUT
IDS (2)
The small signal source conductance can be found from
equation 1 as:
gds =
∂IDS
∂VDS
=
1
UT
IDO
W
L
eVG/nUT e−VS/UT e−VDS/UT (3)
Fig. 1. Differential-input single-output OTA
When VDS is less than 3UT the linearity is poor, on the
other hand when VDS ≫ 3UT the conductance is almost
constant [8].
III. OTA DESIGN
The proposed OTA consist in two stages. A configuration
similar to classical FC was chosen for the first stage and a
CSA like for the output stage. The whole circuit is shown in
the figure 1.
A. First OTA stage
The main difference between the classical FC configuration
and the proposed configuration is that the former has a stack
of 4 transistors at its output (figure 2), to obtain a high
output resistance. The proposed topology only has a stack of
3 transistors. Assuming that all the devices are working in
saturation (VDSsat ≥ 0.1V ), and using 4 transistors at ultra-
low voltage supply produce an extremly reduced ouput swing.
Hence, to increase the output swing and have relatively higher
gains, 3 transistors are stacked. Nevertheless, an extra stage is
needed to obtain better ouput swing.
A differential NMOS pair is used as input (M1a and M1b),
the bulks of the transistors are forward biased (tied to VDD)
to reduce the VTH and increase the inversion level [5]. In
order to maintain the input transistors on, the required Vcm,in
is VDD/2. The Vcm,o is set to VDD/2 in order to have
maximum output swing.
Transistors M3a and M3b constitute two symmetric
common gate amplifiers (CGA). The current sources M2a
and M2b provide the current bias to the CGA and also are the
current sources for differential input. Both CGAs have active
current sources composed by M4a and M4b. Bulks of M2 to
M4 are connected to the gate in order to reduce the VTH .
Considering that Itail has been removed from the design
in order to provide voltage headroom, devices M5a, M5b and
capacitors Cc1a, Cc1b are added to perform CM operation
Fig. 2. Classical Folded Cascode OTA configuration
and achieve good CMRR. In addition, the output common
level (Vcm,o) is fixed through M5 bulks.
The DC gain of this stage is given by:
Av1 =
gm1(gds3 + gm3 + gmb3)
gds3(gds1 + gds2) + gds4(gds3 + gm3 + gmb3)
(4)
By decreasing the current in the CGA, the output resistance
increases, enhancing the gain of this stage, Av1 . However,
the unit gain-bandwidth (GBW) is reduced. The simulation
shows a 49.6dB gain for the first stage.
The input referred thermal and flicker noise obtained for
this stage is:
V
2
nin = 2V
2
n1 + 2
(gm2
gm1
)2
V
2
n2 + 2
(gm4
gm1
)2
V
2
n4 (5)
and
V
2
ni =
8kT
3gmi
+
KF
C2oxWiLif
(6)
where k = 1.38 × 10−23J/K is the Boltzman constant, T
is the temperature, KF is the flicker noise process dependent
constant, Cox is the oxide capacitance, f is the frequency, W
is the channel width and L is the channel length. The first
expression of the equation 6 represents the thermal noise
while the second term corresponds to the flicker noise.
In the design gm1 is set larger than gm2 and gm4, in order
to reduce the total input referred noise. Only the noise of
the first stage is computed, since the gain is high enough to
overcome the equivalent noise of the output stage.
B. Output OTA stage design
A second stage is in cascade with the first stage and is
used to achieve higher gains while maximizing the output
swing.
For single output, devices M7a and M7b are used to make
the conversion from differential to single output. Bulks of
both devices are tied together performing a bulk driven mirror.
Gates of both transistors are connected to VSS to keep them
on. The bulk of the devices M6 fixes the output common
mode operation to VDD/2. Figure 3 shows the diagram of the
bulk-driven mirror (BDCM) working at subthreshold region.
Fig. 3. Bulk-Driven Current Mirror
IOUT is obtained knowing that VGB7a = VGB7b, then:
IOUT =
IIN (W/L)7b(e
VSB7b/UT − eVDB7b/UT )
(W/L)7a(eVSB7a/UT − 1) (7)
If the aspect ratios of the transistors M7 are the same,
equation 7 becomes:
IOUT =
IIN (e
VSB7/UT − eVDB7b/UT )
(eVSB7/UT − 1) (8)
Also, it is easy to see that if VDB is positive IOUT is
slightly greater than IIN .
Fig. 4. Comparison between IOUT and IIN
Figure 4 shows the behavior of the BDCM when a sweep
of VIN changes the input current.
The gain expression of this stage is given by:
Av2 =
gm6
gds6 + gds7
(
1 +
gmb7
gds6 + gds7 + gmb7
)
(9)
the obtained numerical value of this stage was 42.4dB. The
whole amplifier gain is 92dB.
IV. SIMULATION
For the simulation of the proposed OTA, BSIM3 models of
0.35µm CMOS process were used. The simulation was done
under typical conditions, the circuit was fed with a source
of ±0.25V and loaded with a resistance and a capacitance
of 5MΩ and 2pF . The transistor’s aspect ratios and the
capacitor’s values are summarized in table I.
TABLE I
TRANSISTORS ASPECT RATIOS AND CAPACITORS VALUES
First Stage Output Stage
Transistor Length Width Transistor Length Width
M1 500µm .7µm M6 600µm 1.4µm
M2 450µm .7µm M7 300µm 1.4µm
M3 250µm .7µm
M4 75µm .7µm
M5 22.2µm 1.4µm
Capacitors
Cm 1P Cc2 5P
Cc1 20P
The OTA has an open-loop DC gain of 92dB, a GBW of
390.1KHz, a PM of 57o (figure 5) and dissipate 1.94µW .
The circuit has better CMRR at low frequencies (see table
II).
TABLE II
SUMMARIZED RESULTS
Parameter Proposed [5] [6]
Open-loop DC gain 92dB 72dB 55dB
Gain Band Width 390.1KHz 15MHz 8.72MHz
Phase Margin 57o 60o 61o
CMRR @10Hz 48dB 85dB@5KHz 61.9dB
CMRR @100Hz 45dB N/A N/A
Input ref. Noise @10KHz 42 nV/
√
Hz 120nV/
√
Hz N/A
Input ref. Noise @4KHz 50.4nV/
√
Hz N/A N/A
Offset 2.6mV 2mV N/A
Power Consumption 1.94µW 100µW 77µW
Fig. 5. Open loop frequency response of the OTA
The noise behavior is shown in figure 6, where the
flicker noise decreases from 583nV/
√
Hz@1Hz to
60nV/
√
Hz@537Hz. This later frequency is approximately
the noise frequency corner.
Fig. 6. Input referred noise of the OTA
V. DISCUSSION
Comparing the simulation results with previous reported
work [5] [6], our proposed design has larger open-loop DC
gain and dissipate less power (1.94µW ). The input-referred
noise is lees than the reported in [5]. The circuit present the
smallest GBW. However, since several biomedical signals
have frequencies much less than 390.1KHz, we were not
concerned in achieve a high GBW.
The proposed OTA has the advantage of high DC gain and
low-noise while dissipating low-power.
The overall results are summarized in table II.
VI. CONCLUSIONS
A differential-input single-output OTA that operates with
±0.25V rail-to-rail has been proposed in this paper. The
OTA achieves high gain (92dB), low noise in the 538Hz–
390.1KHz frequency band (≤ 60nV/√Hz) and a CMRR of
48dB@10Hz. The CMRR can be improved by adding a CM
network like the one proposed in [5].
The OTA’s performance satisfies the required parameters for
its implementation in biomedical portable devices.
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